



# Be challenged. Have impact. Grow.

# **IC Layout Engineer**

## Scope

As an IC Layout Engineer, you are responsible for converting an electrical design to a mask layout used for chip fabrication. You will be responsible for the physical representation of the chip, from the lowest block level to the complete floor plan. This will be done in close collaboration with the circuit designers and project leaders.

#### **Responsibilities**

- Layout of integrated circuits in Cadence Virtuoso and final verification (LVS, DRC) in Mentor Calibre following the internal design rules and quality regulations of ICsense
- Work according to project planning, provide feedback concerning layout planning to the project leader and organize own work
- Take initiative to improve tools and way of working
- Write documentation
- Occasional layout of printed circuit boards
- Attend review-and project meetings

#### Competences

- You have a Bachelor degree in Electronics
- Previous work experience with CAD tools or in IC layout is considered as a plus
- You have good geometrical insight
- You communicate fluently in English (oral and written)
- You are a true team player, trustworthy and reliable, you will work in close collaboration with the IC layout and design team
- You have strong interpersonal skills and your enthusiasm is contagious
- You have a passion for technology and you are eager to learn new things
- You are a professional who can deliver high-quality work on tight schedules
- You demonstrate creative, critical and independent thinking capabilities
- You have good planning and organizational skills

#### **Our offer**

- An attractive salary package with a variety of extra benefits
- A stimulating and pleasant working environment with regular team activities
- A financial healthy company with growth potential
- Possibility to continuous learn and grow through in-house and external trainings

## Interested? Don't hesitate and send your cv and letter to jobs@icsense.com

in linkedin.com/company/ICsensefacebook.com/ICsenseNV